Mehta*ASIC/SoC Functional Design Verification

ISBN
9783319594170
328 Pagina's
Hardcover

This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.

€ 139,70
Op voorraad
-
+
E-mailen naar een vriend
  • Gratis verzending bij bestellingen boven de € 49,-
  • Eerste boek gratis bij boeken onder de € 10,-
  • Niet goed geld terug garantie 024-3221734
  • Vertel je vrienden over Roelants en ontvang € 5,-
Boekhandel Roelants
Locatie

Boekhandel Roelants [oude mol]
Van Broeckhuysenstraat 34
6511 PJ  Nijmegen

roelants@roelants.nl
024-3221734

Books by Roelants [@Radboud]
Thomas van Aquinostraat 1A
6525 GD  Nijmegen

024-7370273